

# Enhancing power conversion efficiency in five-level multilevel inverters using reduced switch topology

Parimalasundar Ezhilvannan<sup>1</sup>, Dharmaprakash Ramasamy<sup>2</sup>, Sendil Kumar Subramanian<sup>3</sup>, Suresh Krishnan<sup>4</sup>

<sup>1</sup>Department of Electrical and Electronics Engineering, Mohan Babu University (Erst while Sree Vidyanikethan Engineering College), Tirupati, India

<sup>2</sup>Department of Electrical and Electronics Engineering, Panimalar Engineering College, Chennai, India

<sup>3</sup>Department of Electrical and Electronics Engineering, S.A. Engineering College, Chennai, India

<sup>4</sup>Department of Electrical and Electronics Engineering, Christ Deemed to be University, Bangalore, India

## Article Info

### Article history:

Received Jun 4, 2023

Revised Oct 26, 2023

Accepted Nov 14, 2023

### Keywords:

Efficiency

Inverter

Pulse width modulation

Reduced switch count

Total harmonic distortion

## ABSTRACT

This paper presents extensive research on improving the power conversion efficiency of five-level multilevel inverters (MLIs) by utilizing a reduced switch topology. MLIs have received an abundance of focus because of their ability to generate high-quality output waveforms and have better harmonic outcomes than traditional two-level inverters. The high number of switches in MLIs, on the other hand, can result in increased power losses and lower overall efficiency. In this paper, a novel reduced switch topology for five-level MLIs, which is having five switches is proposed with the aim of minimizing power losses while preserving superior performance due to lesser number of switches. To achieve efficient power conversion, the proposed topology employs advanced pulse width modulation control strategies and optimized switching patterns. The simulation results show that the minimized switch topology improves the power conversion efficiency of the five-level MLI, resulting in lower losses and better overall system performance. The total harmonic distortion (THD) value of the output current has been reduced to 7.12% and the efficiency has been achieved to 96.92%. The findings of this investigation help to advance MLI technology, allowing for more efficient and reliable power conversion in a variety of applications such as renewable energy systems, electric vehicles, and industrial drives.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



## Corresponding Author:

Parimalasundar Ezhilvannan

Department of Electrical and Electronics Engineering

Mohan Babu University (Erst while Sree Vidyanikethan Engineering College)

Tirupati, India

Email: parimalpsg@gmail.com

## 1. INTRODUCTION

Multilevel inverters (MLIs) have gained significant attention in power converter research due to their capacity to produce clean waveforms and reduce harmonic distortion, making them popular in renewable energy setups, motor control applications, and large industrial systems. The five-level inverter is a popular multilevel topology that provides better voltage waveform superior and lower switching losses than traditional two-level inverters. In the traditional five-level topology, adding more power electronic switches raises costs, complexity, and reduces power conversion efficiency [1]-[3].

A number of investigations have been conducted examining various circuit configurations, control strategies, and performance evaluation for developing proposed MLI. The diode-clamped (DC) MLI, the

flying capacitor (FC) MLI, and the cascaded H-bridge MLI are some typical MLIs that can be controlled using sinusoidal pulse width modulation (SPWM). The cascaded H-bridge (CHB) inverter has a common topology that consists of a series of H-bridge cells cascaded to generate the desired output voltage waveform. Higher voltage levels, fewer switching losses, and improved power quality are the primary benefits of the cascaded H-bridge topology. Another typical topology that uses a series of capacitors to achieve the desired voltage levels is the FC MLI. This topology is more compact, has fewer components, and produces superior voltage waveforms. Various studies, such as space vector modulation and carrier-based pulse width modulation, have offered control mechanisms for obtaining balanced output voltage while minimizing harmonic distortion. In recent years, there has been a lot of interest in the potential of a five-level MLI, notably the neutral-point-clamped (NPC) inverter. The utilization of various voltage levels to generate the desired output waveform is key to the MLI concept. The NPC inverter, in particular, offers a number of advantages, including decreased harmonic distortion, lower switching losses, and improved voltage waveform quality [4]-[8].

In MLIs, various pulse width modulation techniques, such as phase-shifted SPWM and level-shifted SPWM, can be used to improve performance. To achieve better harmonic characteristics and voltage balancing, these techniques involve shifting the reference waveform or carrier waveform. In multicarrier SPWM, multiple carrier waveforms can be used rather than a single carrier waveform. This method spreads harmonics among several carriers, reducing stress on individual switching devices and enhancing overall performance [9]-[15]. The harmonic performance of the output voltage is affected by the positioning of the carrier waveform within the reference waveform. To reduce harmonic distortion, optimal carrier disposition techniques such as phase disposition and alternate phase opposition disposition can be used. The goal of this control strategy is to remove specific harmonics from the output voltage waveform. However, selective harmonic elimination (SHE) can be computationally demanding and may not always provide a global solution [16]-[20].

Switching losses occur during voltage level transitions. The finite switching speed of power electronic devices such as insulated gate bipolar transistors (IGBTs) and metal oxide semiconductor field effect transistors (MOSFETs) is primarily responsible for these losses. To reduce switching losses in MLIs, various techniques such as pulse-width modulation (PWM) schemes and advanced control strategies have been suggested. Conduction losses occur when power semiconductor devices are in the conducting state due to a voltage drop across it. The magnitude of these losses is determined by the switch conduction losses and the output current. To reduce conduction losses in MLIs, various device technologies and circuit topologies can be used. The energy dissipated in the inductors and output filter inductors causes inductive energy losses. The losses are influenced by factors such as inductor resistance, core losses, and output current. In MLIs, optimizing inductor variables and using high-efficiency magnetic materials is a way to reduce the inductive energy losses. The requirement for a large number of voltage levels to achieve improved waveform quality is one constraints of proposed MLIs. As the number of voltage levels rises, consequently rises the number of components (switches and capacitors), resulting in raised complexity, cost, and overall system size. The number of voltage levels increases the control complexity of MLIs [21]-[25].

In order to overcome switching losses, boost efficiency, and decrease the number of switches, the following key objectives have been implemented into consideration in this paper for the proposed five level MLI: the primary objective of improving power conversion efficiency in a five-level MLI using reduced switch topology is to improve system overall efficiency. This includes minimizing power losses during the conversion process while increasing output power delivered to the load. To ensure the effective operation of the dynamic load changing, the MLI needs to generate output voltage and current waveforms of high quality. The purpose of using a reduced switch topology is to minimize switching losses during MLI operation. Switching losses can have a significant impact on overall system efficiency, and reducing these losses have been resulted in improved performance. Total harmonic distortion (THD) is a measurement of the distortion in the output voltage or current waveform when compared to a perfect sinusoidal waveform. THD has to be maintained to a minimum because high distortion can result in higher losses and lower efficiency. Sinusoidal pulse width modulation has been applied to power switches for smooth transitions between voltage levels and reduce the amount of time spent in undesirable voltage states. Based on power loss, THD, and efficiency are compared to conventional methods.

## 2. PROPOSED TOPOLOGY

Figure 1 depicts a conventional CHB five-level inverter with eight power switches. It consists of up of multiple power electronic switches that are cascaded together to produce a multilevel output voltage waveform. The switches in the inverter are controlled to produce different voltage levels, and each level of the device has a distinct DC voltage source. Due to the existence of eight power switches, the stair case

output waveform requires the use of eight power driver circuits. However, since the proposed topology shown in Figure 2 has five power switches, five power driver circuits are required for obtaining five level stepped output voltage pattern.




Figure 1. Conventional five level MLI




Figure 2. Proposed MLI

Figures 3-6 depicts the proposed MLI's multiple performing modes, each of which is associated with a specific output voltage switching pattern, such as  $+2 V_{dc}$ ,  $V_{dc}$ ,  $0$ ,  $-V_{dc}$ , and  $-2 V_{dc}$ . In the absence of any active switches, the output voltage remains constant at zero. Table 1 presents a comprehensive comparative analysis of several key parameters related to the DC supply, power switches, diodes, DC bus, and balancing capacitors in the context of three distinct MLI topologies: the DC MLI, the FC MLI, and the CHB MLI.




Figure 3.  $+2 V_{dc}$  output voltage




Figure 4.  $+V_{dc}$  output voltage




Figure 5. -Vdc output voltage




Figure 6. -2 Vdc output voltage

Table 1. Comparative components of conventional and proposed MLI

Parameters	DC	FC	CHB	[3]	[9]	[19]	Proposed MLI
DC supply	1	1	2	1	1	1	2
Switches	8	8	8	9	5	10	5
Diodes	12	-	-	-	-	-	1
DC bus capacitors	4	4	-	1	2	-	-
Balancing capacitors	0	6	-	-	-	3	-

### 3. PWM AND EFFICIENCY EVALUATION

In a MLI, SPWM has been used one reference waveform and four carrier signals. This method is used to generate a variety of voltage values in the output. Typically, the reference waveform represents the desired sinusoidal output voltage. The four carrier signals, which are frequently phase-shifted, regulate the inverter's switching of different voltage levels. The PWM controller adjusts the duty cycles of the switching devices to approximate the required sinusoidal waveform by comparing the reference with these carriers. This method enables MLIs to generate high-quality alternating current output with decreased harmonics, increased efficiency, and reduced voltage stress on components. Figure 7 illustrates the sinusoidal PWM technique, which is employed in proposed five level inverters.




Figure 7. Sinusoidal pulse width modulation

Influences the amplitude modulation of the MLI show in (1), while (2) controls the frequency fluctuations:

$$\text{Amplitude Modulation} = \frac{V_m}{V_{c(m-1)}} \quad (1)$$

$$\text{Frequency Modulation} = \frac{f_c}{f_m} \quad (2)$$

In a modulation system,  $V_m$  represents the maximum voltage,  $V_c$  represents the control voltage,  $m$  signifies the modulation index,  $f_c$  denotes the carrier frequency, and  $f_m$  represents the maximum frequency. THD of proposed MLI has been calculated by (3). Furthermore, the current THD has been meticulously calculated, providing precise and comprehensive insights into the system's performance.

$$\text{Total Harmonic Distortion} = \sqrt{\frac{V_2^2 + V_3^2 + V_4^2 + \dots + V_N^2}{V_1^2}} \quad (3)$$

Switching losses and conduction losses are important factors influencing total efficiency in five-level MLIs. Switching losses occur during voltage level transitions as power devices (IGBTs) switch on and off. These losses are caused by the finite switching speed and potentially produce heat loss, lowering system efficiency. Conduction losses, on the other the same direction, are generated by the intrinsic resistance of power devices when they happen to be performing. Both forms of losses are required to minimized in order to improve the performance and energy efficiency of MLIs, making them a critical concern in their design and operation. In (4) has been used to express the total power loss:

$$\text{Total Power Losses} = \text{Switching Losses} + \text{Conduction Losses} \quad (4)$$

However, the impact of efficiency calculation on power conversion performance is critical in five-level MLIs. Accurate efficiency assessments promote optimal energy consumption and minimize losses, which is critical for long-term sustainability and cost-effectiveness. Furthermore, it has an impact on component sizing, cooling needs, and overall system architecture. Efficiency is especially important in m MLIs because it reduces harmonic distortion and improves output waveform quality. Efficient operation decreases heat generation, increases equipment lifespan, and enhances system reliability, making it a critical success element for these sophisticated power electronics systems. The efficiency of proposed system is calculated by (5):

$$\text{Overall Efficiency} = \left[ \frac{\text{Output Power}}{\text{Output Power} + \text{Total Losses}} \right] * 100 \quad (5)$$

#### 4. RESULTS AND DISCUSSION

The performance of the five-level MLI has been investigated in the MATLAB/Simulink simulation and Figure 8 shows the inverter's output voltage, which is set at 230 V. Figure 9 represents the output current with resistive loads of 50, 100, 150, and 200. Figure 10 illustrates the dynamic load change output current from R to RL load. Figure 11 illustrates the output voltage with a modulation index change of 1 to 0.5; the output voltage has been reduced from five to three levels due to the lower modulation index value. Figure 12 illustrates a THD analysis of voltage and current for an RL load. As a result of inductive inference, the THD value of current is reduced by 7.12%. In Figure 13, the current THD analysis is illustrated for the RL load of both the cascaded conventional H-bridge inverter and the newly proposed inverter. Figure 14 presents an efficiency analysis comparing the proposed MLI with conventional inverters. Based on the findings, it is evident that the proposed MLI exhibits superior efficiency compared to conventional inverters, attributed to its reduced number of power switches, minimized power losses, and lower THD.




Figure 8. Output voltage of proposed five level inverters




Figure 9. Output current with variable resistive loads




Figure 10. Output current with R to RL load




Figure 11. Output voltage with change in modulation index




Figure 12. Voltage and current THD analysis for resistive load




Figure 13. Current THD analysis for RL load




Figure 14. Efficiency analysis of proposed and conventional MLI

## 5. CONCLUSION

The proposed MLI's topology has been selected to enable the generating of multiple output levels, which led to output waveforms that are more identical and minimised voltage stress on the switches since there are fewer devices and switching losses. The inverter's performance has been assessed by simulating it under various operating conditions in terms of resistive and resistance with inductive load. The simulation findings unequivocally substantiated the superior performance of the five-level inverter over conventional counterparts, showcasing a notably lower THD of 7.12% and a marked enhancement in voltage output regulation. Moreover, the inverter exhibited an elevated power handling capacity, enabling it to efficiently manage higher power levels with an impressive efficiency rating of 96.92%. The five-level MLI offers considerable potential due to its ability to improve power conversion efficiency, reduce harmonic distortions, and integrate seamlessly with renewable energy sources.

## REFERENCES




- [1] S. Sreelakshmi, M. S. Sujatha, and J. R. Rahul, "Multi-level inverter with novel carrier pulse width modulation technique for high voltage applications," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 26, no. 2, pp. 667-664, May 2022, doi: 10.11591/ijeecs.v26.i2.pp667-674.
- [2] V. Jayakumar, B. Chokkalingam, and J. L. Munda, "A Twenty Five Switch Inverter Topology for Controlling Two Independent Five-Phase Load," *IEEE Access*, vol. 10, pp. 81722-81740, 2022, doi: 10.1109/ACCESS.2022.3195897.
- [3] N. Sandeep, J. S. M. Ali, U. R. Yarangatti, and K. Vijayakumar, "A Self-Balancing Five-Level Boosting Inverter With Reduced Components," *IEEE Transactions on Power Electronics*, vol. 34, no. 7, pp. 6020-6024, Jul. 2019, doi: 10.1109/TPEL.2018.2889785.
- [4] Z. Wang and Q. Wei, "X-Type Five-Level Current Source Inverter," *IEEE Transactions on Power Electronics*, vol. 38, no. 5, pp. 6283-6292, May 2023, doi: 10.1109/TPEL.2023.3244075.
- [5] T. -T. Nguyen and H. Cha, "Five-Level Current Source Inverter With Inductor Cell Using Switching-Cell Structure," in *IEEE Transactions on Industrial Electronics*, vol. 69, no. 7, pp. 6859-6869, Jul. 2022, doi: 10.1109/TIE.2021.3101008.
- [6] S. Jayakumar and R. Ravikumar, "Encapsulated 3 $\phi$  converter for power loss minimization in a grid-connected system," *Automatika*, vol. 64, no. 1, pp. 189-197, 2023, doi: 10.1080/00051144.2022.2119501.
- [7] Y. Ye, T. Hua, S. Chen, and X. Wang, "Neutral-Point-Clamped Five-Level Inverter With Self-Balanced Switched Capacitor," *IEEE Transactions on Industrial Electronics*, vol. 69, no. 3, pp. 2202-2215, Mar. 2022, doi: 10.1109/TIE.2021.3066932.
- [8] M. G. Marangalu, N. V. Kurdkandi, P. Alavi, S. Khadem, H. Tarzamani, and A. Mehrizi-Sani, "A New Single DC Source Five-Level Boost Inverter Applicable to Grid-Tied Systems," *IEEE Access*, vol. 11, pp. 24112-24127, 2023, doi: 10.1109/ACCESS.2023.3253806.
- [9] F. B. Grigoletto, "Five-Level Transformerless Inverter for Single-Phase Solar Photovoltaic Applications," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 4, pp. 3411-3422, Dec. 2020, doi: 10.1109/JESTPE.2019.2891937.
- [10] R. Praneeth, P. P. Kumar, S. Sireesha, N. B. Reddy, and P. S. Chankya, "Performance Analysis of Two Stage Three-Phase Grid Connected Inverter for Photovoltaic Applications," *2023 International Conference on Sustainable Computing and Data Communication Systems (ICSCDS)*, Erode, India, 2023, pp. 954-959, doi: 10.1109/ICSCDS56580.2023.10104803.
- [11] M. Samy, M. Mokhtar, N. H. Saad, and A. A. El-Sattar, "Modified hybrid PWM technique for cascaded MLI and cascaded MLI application for DTC drive," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 13, no. 1, pp. 47-57, Mar. 2022, doi: 10.11591/ijpeds.v13.i1.pp47-57.
- [12] K. Wang, Z. Zheng, B. Fan, L. Xu, and Y. Li, "A Modified PSPWM for a Five-Level Hybrid-Clamped Inverter to Reduce Flying Capacitor Size," *IEEE Transactions on Industry Applications*, vol. 55, no. 2, pp. 1658-1666, 2019, doi: 10.1109/TIA.2018.2878833.
- [13] A. Dekka, A. Ramezani, S. Ouni, and M. Narimani, "A New Five-Level Voltage Source Inverter: Modulation and Control," *IEEE Transactions on Industry Applications*, vol. 56, no. 5, pp. 5553-5564, 2020, doi: 10.1109/TIA.2020.3000712.
- [14] N. M. El-Naggar, M. A. Esmael, and S. Abu-Zaid, "Comparative performance of modular with cascaded H-bridge three level inverters," *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 13, no. 4, pp. 3847-3856, Aug. 2023, doi: 10.11591/ijece.v13i4.pp3847-3856.
- [15] W. Wang, F. Gao, Y. Yang, and F. Blaabjerg, "An Eight-Switch Five-Level Current Source Inverter," *IEEE Transactions on Power Electronics*, vol. 34, no. 9, pp. 8389-8404, 2019, doi: 10.1109/TPEL.2018.2884846.
- [16] A. Karthik and U. Loganathan, "A Reduced Component Count Five-Level Inverter Topology for High Reliability Electric Drives," *IEEE Transactions on Power Electronics*, vol. 35, no. 1, pp. 725-732, 2020, doi: 10.1109/TPEL.2019.2913821.
- [17] L. S. Salman and H. Al-Badrani, "Design and performance analysis of asymmetric multilevel inverter with reduced switches based on SPWM," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 14, no. 1, pp. 320-326, Mar. 2023, doi: 10.11591/ijpeds.v14.i1.pp320-326.
- [18] R. Barzegarkhoo, Y. P. Siwakoti, N. Vosoughi, and F. Blaabjerg, "Six-Switch Step-Up Common-Grounded Five-Level Inverter With Switched-Capacitor Cell for Transformerless Grid-Tied PV Applications," *IEEE Transactions on Industrial Electronics*, vol. 68, no. 2, pp. 1374-1387, 2021, doi: 10.1109/TIE.2020.2967674.
- [19] B. Perumal and S. Krishnan, "Fault analysis in the 5-level multilevel NCA DC-AC converter," *Automatika*, vol. 64, no. 3, pp. 606-612, 2023, doi: 10.1080/00051144.2023.2203553.
- [20] C. Zhang and Z. Gao, "A Novel Multilevel DC/AC Inverter Based on Three-Level Half Bridge With Voltage Vector Selecting Algorithm," *IEEE Access*, vol. 7, pp. 88733-88742, 2019, doi: 10.1109/ACCESS.2019.2926540.
- [21] E. F. Ahmed, E.-S. S. A. Said, H. M. A. Mageed, and A. A. Ammar, "A novel interactive technique for load current harmonic reduction for any randomly utilized household equipment," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 13, no. 4, pp. 2159-2171, Dec. 2022, doi: 10.11591/ijpeds.v13.i4.pp2159-2171.
- [22] A. Ouchatti, R. Majdoul, A. Moutabir, A. Taouni, and A. Touati, "Modified T-type topology of three-phase multi-level inverter for photovoltaic systems," *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 12, no. 1, pp. 262-268,






- Feb. 2022, doi: 10.11591/ijece.v12i1.pp262-268.
- [23] M. Al gabalawy, R. M. Hossam, S. A. Hussien, and N. S. Hosny, "Switched capacitor based multi-level boost inverter for smart grid applications," *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 11, no. 5, pp. 3772-3781, Oct. 2021, doi: 10.11591/ijece.v11i5.pp3772-3781.
- [24] M. Rasheed, M. M. A. Alakkad, R. Omar, M. Sulaiman, and W. Abd Halim, "Enhance the accuracy of control algorithm for multilevel inverter based on artificial neural network," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 20, no. 3, pp. 1148-1158, Dec. 2020, doi: 10.11591/ijeecs.v20.i3.pp1148-1158.
- [25] A. A. and A. K. Parvathy, "Modular multilevel inverter for renewable energy applications," *International Journal of Electrical and Computer Engineering (IJECE)*, vol. 10, no. 1, pp. 1-14, Feb. 2020, doi: 10.11591/ijece.v10i1.pp1-14.

## BIOGRAPHIES OF AUTHORS






**Parimalasundar Ezhilvannan**    received the B.E. degree from the Department of Electrical and Electronics Engineering, Government College of Engineering, Bargur, Tamil Nadu, in 2007, the M.E. degree in Power Electronics and Drives from the PSG College of Technology, Coimbatore, India, in 2009, and the Ph.D. degree in Electrical Engineering from Anna University, Chennai, India, in 2016. He is currently working as a Professor in the Department of Electrical and Electronics Engineering, Mohan Babu University (Formerly known as Sree Vidyanikethan Engineering College), Tirupati, Andhra Pradesh, India. His research interests include in the area of DC-DC converters, AC-DC converters, multilevel inverters, renewable energy sources, and soft switching techniques in power electronics and drives. He can be contacted at email: parimalpsg@gmail.com.






**Dharmaprakash Ramasamy**    received B.E. degree Electrical and Electronics Engineering from Kumaraguru College of Technology, Coimbatore in 1998, the M.E. degree from Shanmuga Engineering College at present SASTRA Deemed University at Thanjavur in 2000, and completed his Ph.D. degree from JNTU, Hyderabad in the field of Electrical and Electronics Engineering in 2016. His research interest includes direct torque control of induction motor, and power electronics for renewable energy. At present he is a Professor at Panimalar Engineering College, Chennai. He can be contacted at email: rdharmaprakash@yahoo.co.in.



**Sendil Kumar Subramanian**    received B.E. degree in Electrical and Electronics Engineering from Adhiyamaan College of Engineering, Hosur in 2000, the M.Tech. degree in Energy System Engineering from VIT University, Vellore in 2004, and completed his Ph.D. degree in area of Power system Engineering from Anna University Chennai in 2012. His area of research interest includes signal processing techniques to power system engineering. At present he is a Professor at S.A. Engineering College, Chennai. He can be contacted at email: sendilkumar2009@gmail.com.



**Suresh Krishnan**    received the B.E. degree in Electrical Engineering from Anna University, Chennai, India, in 2008, the M.E. degree in Power Electronics from the Sona College of Technology, Salem, India, in 2012, and the Ph.D. degree in Electrical Engineering from Anna University in 2017. His current research interests include the design and development of universal converters and electric vehicles. He is currently working as an Associate Professor in the Department of Electrical and Electronics Engineering, Christ University, Bangalore, Karnataka, India. He can be contacted at email: suresk340@gmail.com.