Design of a Class F Power Amplifier With 60% Efficiency at 1800 MHz Frequency
Neda Babapour, Javad Javidan
Abstract
Based on the portable systems application, it is necessary to design blocks with high efficiency to increase battery lifetime. Power amplifier is the highest power consumption block in transmitter. The proposed circuit was simulated using ADS Agilent based on 0.18 μm TSMC RF CMOS technology and supply voltage of 3.3V on transistor level. The proposed power amplifier was designed by Class F type at 1800 MHz with 60% efficiency and output powers of 30 dBm.
Keywords
Class F, efficiency, PAE, Power Amplifier
DOI:
https://doi.org/10.11591/eei.v4i4.515
Refbacks
There are currently no refbacks.
<div class="statcounter"><a title="hit counter" href="http://statcounter.com/free-hit-counter/" target="_blank"><img class="statcounter" src="http://c.statcounter.com/10241695/0/5a758c6a/0/" alt="hit counter"></a></div> Bulletin of EEI Stats