A FPGA threshold-based fall detection algorithm for elderly fall monitoring with verilog

Pui Mun Lo, Azniza Abd Aziz


Fall is one of the leading causes of accidental or unintentional injury deaths worldwide due to serious injuries such as head traumas and hip fractures. As life expectancy improved, the rapid increase in aging population implied the need for the development of vital sign detector such as fall detector to help elderly in seeking for medical attention. Immediate rescue could prevent victims from the risk of suspension trauma and reduce the mortality rate among elderly population due to fall accident effectively. This paper presents the development of FPGA-based fall detection algorithm using a threshold-based analytical method. The proposed algorithm is to minimize the rate of false positive fall detection proposed from other researchers by including the non-fall events in the data analysis. Based on the performance evaluation, the proposed algorithm successfully achieved a sensitivity of 97.45% and specificity of 97.38%. The proposed algorithm was able to differentiate fall events and non-fall events effectively, except for fast lying and fall that ending with sitting position. The proposed algorithm shows a good result and the performance of the proposed algorithm can be further improved by using an additional gyroscope to detect the posture of the lower body part.


Fall detection; Fall like activities; FPGA; RTL; Thresholding

Full Text:


DOI: https://doi.org/10.11591/eei.v10i5.3152


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Bulletin of EEI Stats